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ABSTRACT
Purpose-
This paper aims to present a new re-configuration sequencing method for differ-
ence of read lengths that may take place as input data in which is crucial drawbacks
lay impact on DNA sequencing methods.
Study design/methodology/approach-
We propose a new Race-logic implementation of the seed extension kernel of
BWA-MEM alignment algorithm. It is the first proposed method that does not
need re-configuration to execute the seed extension kernel for different read lengths
as input. We use MEMRISTORs instead of the conventional complementary met-
aloxidesemiconductor (CMOS) which leads to lower area overhead and power con-
sumption. Also, we benefit from Field-Programmable Nanowire Interconnect Ar-
chitecture as our matrix output resulting in a flexible output which bypasses the
reconfiguration procedure of the system for reads with different lengths.
Findings-
With considering the power, area and delay efficiency, we gain better results
in comparison with other state-of-the-art implementations. Consequently, we gain
up to 22x speed-up in comparison with the state-of-the-art systolic arrays, 600x
speed up considering different seed length of the previous state-of-the-art proposed
methods, at least 10x improvements in area overhead, and also, 105x improvements
in power.
Originality/value-
A new memristor based smith-waterman matrix implementation is proposed in
this work. We shows our design give this flexibility to get the matrix output depends
on the different input dimension without suffering from the extra latency.
KEYWORDS
Bioinformatics, BWA-MEM, memristor, FPNI, Race logic.
1. Introduction
Based on the recent researches on the genomic sequence alignment, there are variety of
algorithms and specific designs to make better performance and energy consumption
of the sequencing aligners. We can put genomics in the group of big data science and
by growing technology, it is getting much bigger. The volume of produced data by
genomics can be compared with three main Big data generators(Giles, 2012):
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(1) astronomy: Over these decades, Astronomy is placed in the group of Big Data
challenging.
(2) YouTube: There is huge number of sharing stuffs and videos that are created
and shared in YouTube
(3) Twitter: Makes a lot of opportunities for new insights by mining more than 400
million messages that are sent every day .
In Fig. 1 (Stephens et al., 2015) a comparison of these four group of data generators
is given that shows how genomics is increasingly overcomes in case of demanding data
acquisition, storage, distribution, and analysis.
Figure 1. Comparison of Four groups of Big Data in 2025 are shown in this Figure (Stephens et al., 2015).
The first step for most of the genomics applications is sequence alignment. there is
lots of reads of DNA strand which have to be aligned against reference genome and
the best alignment for each read is produced as output. There are variety of sequence
alignment tools such as :
(1) Bowtie (Langmead, Trapnell, Pop, & Salzberg, 2009)
(2) BWA (H. Li & Durbin, 2009)
(3) MAQ (H. Li, Ruan, & Durbin, 2008)
(4) SOAP (R. Li et al., 2009)
(5) BWA-MEM (H. Li, 2013)
Consider the state that we want to find all local alignment by using dynamic pro-
gramming approach as an example of the alignment algorithms. If we choose Smith
and Waterman algorithm (Smith, Waterman, et al., 1981), which uses O(nm) time for
aligning a read of length n against a reference of length m, it can be concluded that
the approach is too slow.
For example, NGS as the fastest sequencing, takes about hours with a lot of memory
usage to sequence an entire human DNA. Based on the experimental results of the
(Lam, Sung, Tam, Wong, & Yiu, 2008), aligning 1000 characters as a read against
human genome will takes more than 15 hours.
In case of real application, we works with genes or chromosomes that are about few
thousands to a few hundred million length. If we align the hole human genome with
SW method, it will lasts for about days to weeks.
There are other algorithms like BLAST (Kent, 2002) which are heuristic methods.
They are used to find local alignments very efficient.
In case of using BLAST, it takes 10-20 seconds to align a read of 1000 bp against
the human genoem (Kent, 2002).
It is obvious that with this Time-consuming calculations, general purpose processors
are not good solution for executing these bioinformatics workloads. Thus we need more
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parallel and specific hardware such as GPU or FPGA that are dedicated to massively
accelerate the intensive computations and lead to large speedups.
In this work, We accelerate the Smith-waterman-like algorithm with race logic strat-
egy based on memristor elements to achieve speedup of the execution time. The rest of
this paper is organized as follows:We provides related works in section II. Our design
contributions and details of our MEMRISTOR-based design are discussed in Section
III. Section IV evaluates the results and finally, Section V concludes this article.
2. Related work
We are experiencing an exponential growth of experimental data and information in
Biology, which is called data explosion(Marx, 2013). One of the most useful opera-
tions in Bioinformatics is DNA sequencing. There are four nucleotides (A, C, G, T)
that make the foundation of the DNA sequences. swapping these nucleotides, cause
alternate biochemical functions and products within the DNA. One of the most Severe
computational part of Bioinformatics is to find similarities between two DNA sequences
which is called pairwise alignment. There are different methods accomplish this for Bi-
ologists which leads to different time consumption. The Smith-Waterman (SW) is one
of the most accurate algorithms with high sensitivity degree but high computational
time and high hardware resource usage. Consider that the complexity of SW is of
quadratic order. The BLAST(Altschul et al., 1997) and FASTA(Pearson & Lipman,
1988) are derivative methods of SW which do not lead to optimal solutions because
of sensitivity loss but significantly faster. Another dynamic programming method for
comparing two macro molecules is Needleman-Wunsch algorithm (NW)(Wilbur & Lip-
man, 1984) which calculate the alignment score between two sequence based on the
Levenshtein distance. There is different other efforts to reduce computational time of
different parts of the pairwise alignment algorithms. A custom ASIC implementation of
a BioSCAN is introduced in (Singh, Hoffman, Tell, & White, 1996) in which heuristic
and very high density implementation caused in high performance. A new method of
information representation was proposed in (Madhavan, Sherwood, & Strukov, 2014)
that performs computation by setting up logical race conditions in a circuit on ASIC
platform and they achieved about 3x higher throughput at 5x lower power density. The
authors in (Rucci et al., 2018) evaluates SWIFOLD:a Smith-Waterman parallel Imple-
mentation for Long DNA sequences which is implemented on Intel core with OpenCL
and they claim that their method increases better performance with higher resource
consumption. In another work, In (Zokaee, Zarandi, & Jiang, 2018) a ReRAM-based
process-in-memory architecture is designed to improve short read alignment through-
put per Watt by 13×. The authors in (Alser et al., 2017) propose a new hardware
accelerator in which the most incorrect candidate locations fills out with 130-fold
speedup than software.There is a faster implementation of SW in (Farrar, 2006) which
achieves 2to8× performance improvement in comparison of other SIMD based SW im-
plementations.Also, intrinsic delay of the circuits edit-distance computation elements
as in (Banerjee et al., 2018) was utilized to propose the ASAP accelerator based on
the RACE-logic hardware acceleration that is presented in (Madhavan et al., 2014)
for accelerating SW and NW algorithms on an ASIC platform.Their work leads to
200× speedup than an equivalent Smith-Waterman-C implementation.There are some
other works that Accelerated BWA-MEM genomic Mapping Algorithm on different
platforms such as GPU and FPGA. BWA-MEM is widely used algorithm to map ge-
nomic sequences onto a reference genome. This algorithm is composed of three main
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computational kernel(H. Li, 2013) :
(1) SMEM Generation: This kernel is used to find seeds (sub-strings of the reads)
that are likely mapping locations of the read against the reference genome. There
is a chance of generating several seeds with variable length for each read (H. Li &
Durbin, 2009). This step is an exact-match-finding phase that uses the Burrows-
Wheeler transform. For this work, seeds are at least nineteen characters and a
maximum of 131.
(2) Seed Extension: This steps is an inexact-matching step that executes chaining
and extending of seeds in two directions by using a Smith-Waterman-like al-
gorithm (Smith et al., 1981). This part of the BWA-MEM algorithm finds the
optimal local alignment by using a scoring system.
(3) Output Generation: In this step the best alignment (i.e., the one with the highest
score) is finalized and provided as the output in SAM-format, if necessary.
Note that the seed extension kernel used in BWA-MEM is different from the Smith-
Waterman algorithm in two substantial ways (Houtgast, Sima, Bertels, & Al-Ars,
2015): (1) Non-zero initial values: The initial values in the first column and row de-
pend on the alignment score of the seed found by the SMEM Generation kernel. (2)
Additional Output Generation: Other than the local and global alignment scores, the
exact location inside the similarity matrix and a maximum offset (indicating the dis-
tance from the diagonal at which a maximum score has been found) are also generated.
Several techniques have been proposed to accelerate the BWA-MEM inexact align-
ment algorithm. However, the seed extension step of this algorithm makes it inherently
a slow design1.
Table 1. Profiling the BWA-MEM algorithm (Houtgast et al., 2015).
Kernel % Execution time Bound
SMEM generation 56% Memory
Seed extension 32% Computational
Output generation 9% Memory
Other 3% I/O
The first accelerated implementation of BWA-MEM is presented in (Houtgast et
al., 2015) with evaluating a number of FPGA-based systolic array architecture. Their
implementation is 3× faster than the software-only execution. A hardware acceleration
of the BWA-MEM genomics short read mapping for longer read length is implemented
in this article (Houtgast, Sima, Bertels, & Al-Ars, 2018). This design is based on a
previously proposed architecture (Houtgast et al., 2015), where an FPGA-based 1D-
systolic array is used to accelerate the BWA-MEM genomics mapping algorithm. The
main idea is to insert some exit points between the PEs of the 1D-systolic array to
avoid unnecessary calculations for shorter reads. By doing so, shorter reads do not
have to go through all of the PEs and can exit the array once they get to the first
exit point. The authors discussed acceleration of the Seed Extension kernel of the
BWA-MEM algorithm on a GPU accelerator and achieved up to 1.6× improvement
in comparison of application-level execution time(Houtgast, Sima, Bertels, & Al-Ars,
2016). Power-Efficiency Analysis of Accelerated BWA-MEM Implementations on Het-
erogeneous Computing Platform against the software-only baseline system is studied
in (Houtgast, Sima, Marchiori, Bertels, & Al-Ars, 2016) By offloading the Seed Ex-
tension phase on an accelerator. A high-performance FPGA-based Seed Extension IP
core is designed(Pham-Quoc, Kieu-Do, & Thinh, n.d.) for BWA-MEM DNA Align-
ment that achieve 350× speedup when compare to an Intel Core i5 general purpose
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processor. Authors gain up to 14.5× speedup than the Smith-Waterman algorithm
by :(a) Applying heuristics ; (b) Processing MEMs ; and, (c) Extracting MEMs by
using a bit-level parallel method(Bayat, Gae¨ta, Ignjatovic, & Parameswaran, 2019).
This is considerable that after all these works, The problem of memory accessory, area
overhead, time and power consumption of the alignment algorithms methods and im-
plementations are still extremely problematic. Thus, we aimed these problems in our
work and by our suggested methods, we improved all of the above mentioned problems.
3. Proposed design
This section describes the proposed method for filling the similarity matrix of the
Smith-waterman-based algorithm and shows how it can speedup the time and reduce
power consumption in comparison of the state-of-the-art architectures. Besides, our
method uses a unfixed length strategy that can leads to higher speedup due to it
doesn’t need to be reconfigured for different reads lengths.
There is a new data representation that is used for broad class of optimization prob-
lem which is called ”Race Logic”. This method can be used for the kind of problems
that use dynamic programming algorithms to be solved. There are different implemen-
tation of Race Logic such as synchronous and asynchronous which we focus on syn-
chronous type for our design. Race Logic idea is based on the race conditions in a circuit
to optimize computation in case of time. We designed a SW similarity matrix with the
idea of the Race Logic design. Also we use MEMRISTOR instead of the conventional
complementary metaloxidesemiconductor (CMOS) which leads to better performance.
In addition, we considered Field-Programmable Nanowire Interconnect(Zandevakili &
Mahani, 2018) Architecture as our matrix output. This is significant that we achieve to
lower power consumption and area overhead due to using a MEMRISTOR structure
in comparison of the previous CMOS, ASIC and FPGA structures that is mentioned
in results. and also we gain lower delay As a result of
(1) Using MEMRISTOR structure that is using RACE logic strategy which leads to
lower circuit delay
(2) Utilization of FPNI as a flexible output which bypasses the reconfiguration pro-
cedure of the system for reads with different lengths.
3.1. Algorithm description
First we describe the main idea of our design and show how it can lead to proper
answer of the Smith-waterman-like matrix with the performance improvement. As
we know, Smith-Waterman algorithm is a dynamic programming algorithm that can
compute the alignment score(Levenshtein distance) of two read and partial-reference
genome string with the Q,R length respectively. For calculating the scoring alignment
of these two strings, the algorithm construct a matrix S which is a lattice of size
IQ × IR (IQ, IR are the length of two strings) and with the recursive equation it can
calculate the minimum edit distance between two strings. Notice that in BWA-MEM
algorithm which is in our consideration for implementing our proposed design, the
length of two strings are as same as each other and we have a Square matrix in each
solution. But it’s dimension may be different based on the reads length and we solve
this problem by using FPNI as a flexible output of the circuit which help us to earn all
the outputs of different matrix dimension without any problem to change the circuit
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of any re-configurations.
DP(i,i) = MIN

DP(i−1,i−1) + T(Match,Miss−match)
DP(i−1,i) + T(Gap)
DP(i,i−1) + T(Gap)
(1)
where DP denotes the similarity matrix, T(Match,Miss−match) is the assigned score for
when a match or a mismatch occurs (usually 0 for a match and a 2 for a mismatch
(Banerjee et al., 2018)), and T(Gap) is the gap penalty with usual 1 value(Banerjee
et al., 2018).It worth mentioning that Match is for situation that two corresponding
nucleotide are the same as each other and Miss-match is the state that they are not
the same. Notice that we can choose these parameters in the way that optimize the
accuracy of the alignment based on the structure of the sequences that are being
compared (Wang, Yan, Wang, Si, & Zhang, 2011)(Henikoff & Henikoff, 1992)(Sung,
2009). Besides, we use fixed penalties for the gap between nucleotides with the value
that is more commonly used(Sung, 2009). The above equation which is a represen-
tative of the Smith-Waterman similarity matrix local alignment leads to finding the
largest sub-string of R which is mapped with string Q with the lowest Levenshtein dis-
tance(LD)(See (Navarro, 2001),(Levenshtein, 1966) for more information). Although
this method is accurate and yield to optimal alignment with high computational com-
plexity. To overcome this problem, we can replace the LD values in Equation1 with
their equivalent propagation delays and use the delay based approach for addition
and minimization. Consider that, these two operations(addition and minimization)
are necessary for recursive equation1
For more clearance, we give some examples of how the addition and minimization
operations can be modeled by Race Logic strategy.
- Race logic:
Suppose that we have two signals(M and N) that are set to logic value ’1’ (inject a
high signal) at different times. This time delay is representing the different values of
these two signals.For example, consider that the signal M is set to ’1’ with a specific
time delay(time delay = D1) that means the value of M is ”D1” and the second signal
is set after D2 second time delay(time delay = D2) that mean N value is ”D2”.
(1) If we want to add these two values with each other, we can combine the circuit
elements of M and N together in series. That mean the total propagation delay
of the output is a result of adding ”D1” with ”D2”.
(2) If we connect these two circuit elements to an OR gate, the signal that arrive
first to OR gate, emerges out of that. This structure is a Viewer of minimization
operator. Because both signals have the ’1’ value and the signal which have the
less amount of delay, will arrives first to OR gate and make the output of this
gate ’1’ earlier.
(3) For calculating the value of the output, we can place a counter at the end of our
Race Logic design that serve as a decoder(Banerjee et al., 2018).
We can apply these delay-based computations to SW similarity matrix of LD cal-
culation. So the delay between the rise edge of the input signal in the lattice and its
emergence at any of the element on the last row that is the minimum score of the local
alignment.
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Figure 2. Computing with propagation delays: Delay-based proxy for the addition operator is a series con-
nection, and the proxy for the min operator is the OR gate(Banerjee et al., 2018).
3.2. Proposed architecture
Figure 3. accelerated architecture.
Fig 3 demonstrate our accelerated architecture. It includes some basic cells to im-
plement the desired functionality, and a routing network to easy access to the output
of some predefined basic cells. More details about the different parts of our proposed
architecture will be presented in the following:
- MEMRISTOR-element:
Memristors (L. Chua, 1971) are new two-terminal logical and scientific basis and fourth
classical circuit elements as same as the resistor, inductor, and capacitor.
Memristors are changeable resistors which can be used for memory. In this case,
the resistance will stored as data. We can also use Memristive devices(L. O. Chua &
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Kang, 1976) in other applications such as logic and analog circuits.
We can refer to some points of using memristors instead of CMOS circuits in our
Race Logic :
(1) With these devices, we can read and write data faster than CMOS cir-
cuits(Torrezan, Strachan, Medeiros-Ribeiro, & Williams, 2011).
(2) They are typically small devices. Hence, the CMOS circuits usually bigger than
the memristive-based circuits.
(3) Nonvolatility is the main feature of memristors and their compatible with stan-
dard CMOS technology(Borghetti et al., 2009). They are eather ideal for FPGA-
like applications
From above, we can conclude that Memristive devices provides nonvolatile, dense,
fast, and power efficiency to solving many major problems of the semiconductor de-
vices.
Consider that we make a programmable design in which user can set the corre-
sponding delay of ”match”, ”mismatch”, and ”gap” penalties. For example, when we
know that the most nucleotide comparisons are match, we can encode in the way that
”match” delay has ’0’ time delay and this ensures us that large portions of our SW
matrix is taken zero time to be explored. Different values for penalties help us to op-
timize the search time.
- Basic cells:
The schematic of our proposed cell is shown in Fig. 4. Accordingly, it includes three
delay elements (DM, DI, DD) which are responsible for the mathematical operations
of the Eq. 1. respectively, a comparator/selector unit which has to compare the value
of two nucloetides that are the inputs of each matrix cell and decides if match or
mismatch occurs ,one local OR gate to implement the Min operation in Eq. 1 , and
one global OR gate to give us the flexibility of choosing output from different stages
of the SW matrix.
- The comparator/selector unit:
This section includes several CMOS XNOR gates and a memristor-based NAND gate
which are used to compare the Ref and Read data Also the multiplexer controlled by
the output of the comparator stage, that defines the corresponding match or mismatch
penalty as its output. When the output value of the comparator becomes 0 this means
the Ref data is equal to the Read data; and the proportional delay value for match
(which can be defined by user in our design) goes out as output of the selector unit.
The structure of our proposed comparator/selector unit is shown in Fig.5.
- The delay element (DE):
Delay elements are composed of :
(1) Three input wavefront which are representation of the input signals and are the
results of the preceding DEs in the grid
(2) Two corresponding nucleotides as input signals which have to be compared by
the element
(3) Three input signals representing the (Match, Mismatch, Gap penalty) values.
(4) One output signal (global OR gate) which represent the output of the Eq. 1(
DP(i,i))
(5) One output signal (local OR gate) which is designed to perform our desired
flexible matrix output and is used for local alignment.
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Figure 4. Basic cell of our proposed design.
the propagated output wavefront of each DE is a delay signal with consideration
of the corresponding match, mismatch and gap delay penalties. When the other DEs
outputs or signal wavefront reaches an element, a delay is created based on the gap
penalty specified for match/mismatch and gap penalty, by propagating the signals
through the memristors. The other advantage of our design is that it allows the user
to program (i.e., dynamically set at runtime) the value of the match, mismatch and gap
penalty based on the different applications and give the flexibility to use our approach
in cases that merely require re-parameterization of the gap-penalties. The structure of
our proposed delay element is shown inFig.6. It includes some delay elements to build
different delays, and a multiplexer to select the desired delay. As shown in Fig.6, to
reduce the area overhead, we have used memristors to implement the delay elements.
- Local OR gate:
The local OR gate is used to make it possible to avoid unnecessary latency that is due
to variable input length. OR gate is a proxy for minimization operator, which emerges
out the signal that arrives first at the gate. As shown in Fig.7, to reduce the area
overhead, we have used a memristor-based OR gate for this sake.
- Global OR gate:
The global OR gate is used to implement the minimization operation in the Eq. 1
. The structure of our proposed global OR gate is shown in Fig.7. We have used a
memristor-based OR gate for this sake to reduce the area overhead.
- The routing network:
Needleman and Wunsch and Smith and Waterman algorithm are well-known dynamic
programming algorithm which leads to optimum global and local alignment of a Read
against the reference genome. In these approaches, a similarity matrix is filled that has
to find the local and global alignment score of reads against the corresponding reference
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Figure 5. comparator/selector unit.
sub-string(H. Li, 2013). Consider the practical scenario that read data has at most
150basepairs(bp) for our comparison. Then we construct our similarity matrix with 131×
131 dimension based on the BWA-MEM approach. we desire that the processing time
of filling the similarity matrix kernel be independent of the read length but because of
the fixed similarity matrix dimension, for shorter reads, we incur unnecessary latency.
To avoid this unnecessary latency, we have to contemplate a method which can be
flexible with different read length and get output ready from the desired dimensions
of similarity matrix. Therefore, we can omit the unnecessary latency which is a reason
of not traveling through the entire elements irrespective of its length.
The original Race Logic design was demonstrated in simulation as an ASIC [13].
Even though this method has advantages in power consumption and substantial im-
provement in throughput in comparison of the state-of-the-art systolic implementa-
tions. But it suffers from the following problems:
(1) The original Race Logic design use conventional complementary metaloxidesemi-
conductor (CMOS) that has the size, power consumption, read and write time
problems in comparison of our approach.
(2) Traveling through the entire elements irrespective of its length with the fixed
similarity matrix dimension design that incur unnecessary latency for shorter
read size
Our proposed accelerator is runtime-programmable for changing the input data
size, which defines the size of the accelerator lattice. For this sake, we have used a
nanowire-based routing network which is inspired by FPNI technique (Zandevakili
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Figure 6. Delay element unit that includes some delay elements to build different delays, and a multiplexer
to select the desired delay.
Figure 7. structure of memristor base OR gate in our design.
& Mahani, 2018). Field-programmable nanowire interconnect (FPNI) is new hybrid
structure with advantages that are mentioned below :
(1) high flexibilit
(2) low fabrication cost
By this technique, we can change the size of the accelerator lattice during the runtime
according to the input data size. As shown in Fig.4, our proposed routing network
includes some nanowires to access the output of some predefined basic cells, and a
selection unit which is controlled by the input data size to select the desired output.
Each nanowire is connected through a via to the output of local OR gate in the desired
basic cell.
4. Results
In this section, the simulation results of the proposed method will be compared with
some well-known approaches. Performance of the mentioned methods is evaluated us-
ing several criteria such as area, delay and power consumption. In Fig 8 , the numerical
results of the proposed structure for delay parameter are compared with state-of-the-
art systolic arrays and Race logic design. In general, these are two of the best im-
plementations of the dynamic programming methods that achieve the accuracy and
speedup. Therefore, we compare our design to show the consummate performance of
our work.
More details about each of the evaluation criteria will be presented in the following.
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Table 2.
Area(nm)
Read
length
Proposed Systolic Race logic
1 8.51E+02 7.34E+04 9.18E+03
2 3.40E+03 1.18E+05 2.09E+04
4 1.36E+04 2.34E+05 7.31E+04
(1) Area : To compute the occupied area of the mentioned methods, we have used
transistor counting technique in 65nm technology. According to the presented
results in Table 2, the occupied area of the proposed method is compared with
two other methods and the results shows that we achieve up to 10fold area
improvement.
(2) Delay : We need an electrical model of the nano wires, junctions and CMOS
components to calculate the delay of the proposed structure. For this sake, we
have used the electrical model proposed in (Snider & Williams, 2007) for FPNI
structure. The electrical model for a simple circuit is shown in Fig 9. Some of
the model parameters such as closed-junction resistance, the capacitance and
resistance per unit length and geometry of the wires are also listed in Table
3 (Snider & Williams, 2007). In this paper, we have used the HSpice tool to
calculate the delay of the proposed structure. According to the presented results
in Fig 8. Fig. 10 shows how our design flaunt himself in case of fixed length
matrix dimension implementation.
Table 3. Experimental parameters for FPNI architecture (Snider & Williams, 2007)
Parameter Description FPNI 30 nm
Pnano Nanowire pitch 30nm
Wnano Nanowire width 15 nm
Wpin Pin diameter 90 nm
Wpinvar Pin size variation 20 nm
Walign Alignment error 40 nm
Wsep Pin/wire separation 15 nm
Rclosed Closed junction resistance 24 K
p On/off resistance ratio >200
Nanowire resistivity 8u cm
Nanowire length 7115 nm
Nanowire resistance 2.53 K
(3) Power consumption :
Power consumption of the proposed structure is evaluated using the formula
proposed in (Snider & Williams, 2007):
Dynamic− power = 12ANCV 2ddf (2)
Where A is the average activity of a signal, N is the number of allocated
nanowires, C is the capacitance of a single nanowire, Vdd is the supply voltage
used by the CMOS, and f is the maximum clock frequency determined by timing
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Figure 8. Latency of proposed method in comparison of the state-of-the-art systolic array and race logic
designs.
analysis. To calculate the power consumption of the proposed structure, we have
used the HSpice tool. According to the presented results in Fig. 11, we compare
our design with systolic arrays and Race logic approach and results shows those
designs are power hungry in comparison of our memristor-base design.
13
Figure 9. (a) A signal with a fan-out of 2 (b) the implemented form by the nanowires (c) the electrical model
(Snider & Williams, 2007).
5. Conclusion
We present a new memristor based smith-waterman matrix implementation that
achieves more than 6 times speedup in comparison of the state-of-the-art Race logic
approach and 22 times speedup than the systolic arrays implementation. We shows
how our design give this flexibility to get the matrix output depends on the different
input dimension without suffering from the unnecessary latency.Our implementation
achieves up to 600x speedup with considering the fixed 131 × 131 Smith-waterman
matrix dimension by testing different read lengths. We also achieved at least 10x
improvements in area overhead and also 105x improvements in power. Furthermore,
our approach can be more and more practical and optimum in case of presenting
programmable penalty matches which gives Initiative to change them based on the
biological Application.
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Figure 10. Delay ratio of proposed method, Systolic array and Race logic with considering the fixed 131×131
Smith-waterman matrix dimension in different read lengths.
15
Figure 11. Power consumption of our proposed design in comparison of Systolic arrays and Race logic design.
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